Out of curiosity, when using DMA over SPI, shouldn't the UCA/B CLK be going 4x as fast as MCLK in order to transfer the full byte in only 2 MCLK cycles? If so, how do you set the USCI clock to be 4x faster than the MCLK? This question is for MSP430F5xxx series.
↧