1) Are you using an MSP432 Launchpad? If so, what color is it? (The Black one has Erratum USCI41, which makes UCBUSY questionable.) 2) You've commented out the code that checks the TXIFG (aka EUSCI_B_SPI_TRANSMIT_INTERRUPT) before transmitting. You really should be doing that. 3) I'm not sure what you mean by choosing /CS "randomly". You should use the pin you've connected to /SYNC. 4) I haven't found the DS description of the Clock Phase, but those descriptions are often murky. If I spend more than 15 minutes trying to work it out, I just try the other one. Data-dependent errors are often the result of incorrect clock polarity/phase. 5) Curiously enough, the Figures in the DS all seem to suggest that SCLK idles low, not high. For what it's worth, I use (CKPL=0,CKPH=0) for the DAC8568 , which appears to have a similar SPI engine.
↧