I think it is possible to enable interrupts during flash operations if (a) the interrupt vectors are in RAM, (b) the ISRs are also in RAM, and (c) the ISRs do not access Flash ever. Essentially, this is similar to what Chester suggested, but you are polling the Flash operation instead. I am not sure how safe this is.
↧