There are two transmit registers, TXBUF and the internal shift register. As shown in figure 26-12 of the User's Guide, the TXIFG interrupt happens while one byte is still being transmitted. The interrupt handler is responsible for doing whatever comes after that byte. It must either write the next byte, or set UCTXSTT(/UCTXSTP), but not both.
↧