I'll try to make some ASCII arts :) VCC from FET | | 47k | | | |-----1k-----------RST/SBWTCK | 100n | GND the 1k prevents the RC form interfering too much with the SBW signals form teh FET. Wihtout it, the limit for the capacitor would be 2n2, which isn't much for a sufficient RST delay
↧