It might be possible to use a GPIO interrupt on the SPI chip select line (assuming you have one). The slave could then sit in LPM4 with USCI disabled until CS was asserted. When the GPIO interrupt fires it would enable the USCI to receive, and enter one of the power modes where the USCI is operational.
↧