SDO is SOMI. The datasheet says: D̅R̅D̅Y̅ goes low when a new conversion result is available in the data register. When a read operation of an RTD resistance data register occurs, D̅R̅D̅Y̅ returns high. So that pin is supposed to be connected to a GPIO input with an interrupt on the master.
↧
