And does this SPI request from the DMA happen back-to-back for block DMA transfers? As in, there won't be any delay between consecutive bytes? I assume that the DMA transfer rate becomes the same as the SPI CLK rate? Then the "2 MCLK cycles per transfer" are irrelevant (i.e. concurrent with the SPI transfer)?
↧