Since they are using the FLL to trim the DCO to 16 MHz, I suggested to them that they seed the DCO with the 16 MHz calibration value found in the device descriptor. The sped up the FLL lock time by a factor of 20.
↧