Yes, you are correct. Historically, 16-bit MSP430, this was not the case. The IFG to TAxCCR0 was automatically cleared when the ISR was serviced ( www.ti.com/.../slau144j.pdf ). You must clear the IFG for the CCR0 in the timerA found in the MSP432. Regards, Chris
↧