Quantcast
Channel: MSP low-power microcontrollers
Browsing all 62306 articles
Browse latest View live

Forum Post: RE: Signal measurement

i am generating 50Hz signal by sending 72 samples of sinewave

View Article


Forum Post: RE: MSP430FR5989 - Impossible to reset with NMI/RST, completely...

Hello, I avoided that problem using LPM2, and it is working fine. Now we have already some rev D msp and we have detected a problem with this revision. Sometimes the consumption stays fixed at 150uA...

View Article


Forum Post: RE: MSP430F Dim and Bright for LED

Hi, I have calculated the same but when i am checking on that pin 14Khz frequency it's showing. I have configured as below: P1DIR |= BIT2; // P1.2 output P1SEL |= BIT2; // P1.2 options select TA0CCR0 =...

View Article

Forum Post: RE: MSP430F Dim and Bright for LED

Sorry Actually I am using SMCLK not ACLK as below: TA0CTL = TASSEL_2 + MC_1 + TACLR; // SMCLK, up mode, clear TAR

View Article

Forum Post: RE: How to store some data into MSP430 and not be clear when...

Use info memory for storing data. This can be found in TI open source examples for your device / family.

View Article


Forum Post: RE: MSP430F5342 bootloader running in flash and writing to...

All you want to know, can be found inside TI open source BSL (slau319).

View Article

Forum Post: RE: DAC161S997EVM Debugging via FET430

Hi JH I am definitely debugging to the chip as I was stepping through the LED toggle code and could see the LED blinking each time. Originally it was set to simulation but I can definitely confirm it...

View Article

Forum Post: MSP430F2132 Power On Reset

Hi everyone, I´m working with a MSP430F2132 and my problem is without the programmer the MSP430 won´t reset after Power up. I have a custom PCB layout and for the Power on reset circuit i used SLAU278Y...

View Article


Forum Post: RE: MSP430G2553 , BCS+ and Low Power Mode

As long as the CPUOFF bit is set, no code is executed. When an interrupt happens, the CPU automatically clears the CPUOFF bit. (But the old SR value is saved on the stack, and restored when the...

View Article


Forum Post: RE: MSP432 Interface with SIM808

After sending the AT command I did not getting the responce from the SIM808. And I've observed that the RX flag in EUSCIA2 is not generated and the control is not going to EUSCIA2_IRQHandler.

View Article

Forum Post: RE: ASCII interpretation over UART communication

In short - don't ever try to send _data_ as ASCII codes 0..255 to computer. It is ok to communicate such way between closed (embedded) systems, but not for PC (software). Better send numeric ASCII...

View Article

Forum Post: msp430 clock module

Dear All i am trying to learn msp430g2553 i have a basic question , how to route the internal clock generated to an output pin for testing the frequency

View Article

Forum Post: RE: Signal measurement

So your sample rate is 72*50=3600 samples per second. Answer to your initial question: indeed it (generating this signal and at same time i have to measure that signal and vary its amplitude ) can be...

View Article


Forum Post: RE: Signal measurement

But as i am using DMA for generating signal and as DMA is running on, the cpu is halted so what about the measurement part?

View Article

Forum Post: RE: msp430 clock module

Hi Kavitha! For the MSP430G2553 SMCLK is available as a special function at P1.4 and ACLK on P1.0: To make these clocks available, you have to configure the pins accordingly. For SMCLK this requires to...

View Article


Forum Post: RE: MSP430G2553 , BCS+ and Low Power Mode

Amit, You can use __bi s _SR_register(CPUOFF) to turn the CPU (bis = Bit Set) and __bi c _SR_register(CPUOFF) to turn the CPU back on (bic = Bit Clear). You can have a look at this small project I did...

View Article

Forum Post: RE: MSP430FR6928 UART TXD no output signal

According to table 6-23 of the datasheet, the secondary functions of pins P4.2/P4.3 are UCB1CLK and UCB1STE. Without the eUSCI_B1 module being configured, the CLK signal probably is an input, and...

View Article


Forum Post: RE: BSL Entry Sequence in FRAM5xx/6xx

The TEST/RST entry sequence sets the SYSBSLIND bit. Your own code should be able to check this bit. it invoked the disabled ROM-BSL instead. This doesn't sound as if it was actually disabled …

View Article

Forum Post: RE: USB Hub controller

What do you mean with "license"? Something to do with the compiler? Or a USB product ID assignment ? The device name can be changed in the device descriptors.

View Article

Forum Post: RE: MSP430F67751 - FLL Frequency tolerance

Kindly let me know the frequency tolerance for that particular DCO and modulator settings in number.

View Article
Browsing all 62306 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>